


RS-485
RS-232

Digital Inputs
I2C

Pulse Inputs

Analog Inputs

Input Sensor +-1V




POWER

Digital Outputs
I2C

Analog Outputs


RS232 (Debug)

Title: Block Diagram		Cerro Electronic Design S.L.		
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid		
Variant: [No Variations]		Spain		
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC		
File: Block_Diagram.SchDoc				











Title: Top		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Sheet 2 of 19	
File: Top.SchDoc		Engineer: JLC	






Title: Communication & ID		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLLINE_IO.PrfPcb		Madrid	
Variant: [No Variations]		Sheet 3 of 19	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Communication & ID.SchDoc			






Title: Procesador		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrfPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Procesador.SchDoc			






DIGITAL INPUT, CHANNELS 1-8




6.5 Device address




Title: Digital_Input_Channels		Cerro Electronic Design S.L. Madrid Spain
Project: CP038_PCB01_COLLINE_IO.PrjPcb		
Variant: [No Variations]		Sheet 5 of 19
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC
File: DI_Channels.SchDoc		





Title: Isolated_Digital_Input		Cerro Electronic Design S.L. Madrid Spain	
Project: CP038_PCB01_COLLINE_IO.PrjPcb			
Variant: [No Variations]		Sheet 6 of 19	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Digital_Input.SchDoc			




Title: Isolated_Digital_Input		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Digital_Counter.SchDoc			



AI
Analog_Input.SchDoc



AI
Analog_Input.SchDoc



AI
Analog_Input.SchDoc




AI
Analog_Input.SchDoc



ANALOG INPUT CHANNELS 1-7

AN INPUT





TO PSOC ADC

Title: Analog_Input Channels		Cerro Electronic Design S.L. Madrid Spain
Project: CP038_PCB01_COLLINE_IO.PrjPcb		
Variant: [No Variations]		Sheet 8 of 19
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC
File: AI_Channels.SchDoc		




4 CHANNEL ANALOG INPUT
 RANGES: 0-20mA, 4-20mA, 0-5V & 0-10V









Title: Analog_Input_Channels		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Sheet 9 of 19	
File: Analog_Input.SchDoc		Engineer: JLC	



DOO
Digital_Output_Optocoupler.SchDoc Optocouplers Output Channels




DO
Digital_Output.SchDoc Standard Output Channels




Title: DO_Channels		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: DO_Channels.SchDoc			





Title: Digital Outputs Optocoupler		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Digital_Output_Optocoupler.SchDoc			



Title: Digital Outputs		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Sheet 12of 19	Spain
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Digital_Output.SchDoc			



ANALOG OUTPUT, CHANNELS 1-3

DAC CURRENT OUTPUTS

IDAC3_0_7

AO
Analog_Outputs.SchDoc

IDAC_INPUT

IDAC2_3_0

AO
Analog_Outputs.SchDoc

IDAC_INPUT


IDAC1_0_6

AO
Analog_Outputs.SchDoc

IDAC_INPUT


Title: AO_Channels		Cerro Electronic Design S.L. Madrid Spain
Project: CP038_PCB01_COLLINE_IO.PrjPcb		
Variant: [No Variations]		Sheet 13of 19
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC
File: AO_Channels.SchDoc		







CURRENT FROM PSOC (0-2.04mA)


$V = 2.04\text{mA} * 2\text{K} = 4.08\text{V}$




Ibias = 25nA Max.





REGULATOR NOT USED



OPEN FOR CURRENT OUTPUT
CLOSE FOR VOLTAGE OUTPUT



$V_{OUT} = 20\text{mA} * 510\text{R} = 10.2\text{V}$



ANALOG OUTPUT CURRENT 0-20mA or
ANALOG OUTPUT VOLTAGE 0-10V




$I_{out} = 10 * (V_{IN} / R_{SET})$
IF $V_{IN} = 10.1\text{V}$, $R_{SET} = 2\text{K}$, THEN $I_{out} = 20.4\text{mA}$




Title: Analog_Ouput		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Sheet 14 of 19	Spain
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: Analog_Outputs.SchDoc			




TEMPERATURE 1




TEMPERATURE 2



TEMPERATURE 3





CALIBRACION PT100





Title: Temperature_Sensors		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Sheet 15of 19	
File: Temperature_Sensors.SchDoc		Engineer: JLC	





Title: PT_100		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Sheet 16 of 19	Spain
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC	
File: PT_100.SchDoc			



FOR SENSOR WITH OUTPUT +-1V





Title: Sensor_Input		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrjPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Sheet 17 of 19	
File: Sensor_Input.SchDoc		Engineer: JLC	




POWER INPUT AND FILTERING



12VDC & 5VDC POWER GENERATION



TESP POINT FOR GROUNDS




Title: Power Supply		Cerro Electronic Design S.L.	
Project: CP038_PCB01_COLLINE_IO.PrfPcb		Madrid	
Variant: [No Variations]		Spain	
Date: 21/NOV/2018	Revision: V1.1	Sheet 18 of 19	
File: Power_Supply.SchDoc		Engineer: JLC	



FIDUCIAL MARK



BOARD HOLDERS



PCB
 CP038-PCB01-COLLINEIO-V1_0

Title: Miscellaneous		Cerro Electronic Design S.L. Madrid Spain
Project: CP038_PCB01_COLLINE_IO.PrjPcb		
Variant: [No Variations]	Sheet 19 of 19	
Date: 21/NOV/2018	Revision: V1.1	Engineer: JLC
File: Miscellaneous.SchDoc		

